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ABSTRACT 
In many practical communication systems it is necessary 
to generate phase coherent subharmonics of an input tone. 
A useful system for accomplishin~ this task is a system 
of phase-locked loops in cascade. It is shown that when 
the feed-forward function is matched, the phase error of 
the second loop is zero. Analytical analysis and computer 
simulation prove that the minimum time to achieve phase-
lock is obtained when the feed-forward function is matched. 
Under this condition, necessary design parameters are 
determined with ease. 
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I. INTRODUCTION 
In many practical communication systems, it is neces-
sary to generate phase coherent subharmonics of an input 
carrier or tone. For example, AM-baseband communications 
systems often have harmonically related subcarriers. This 
allows all necessary demodulation subcarriers to be derived 
from a single tone and results in excellent bandwidth 
utilization. Another application is found in multichannel 
digital systems having harmonically related bit rates. Thus, 
a simple system to accomplish these tasks has widespread 
application. 
The purpose of this thesis is to propose and analyze 
a device that will develop phase coherent subharmonics of 
an input tone or carrier. The proposed device uses phase-
locked loops in cascade and is analyzed for both the absence 
and presence of additive noise. 
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II. SUMMARY OF PREVIOUS WORK 
The study of phase-locked loops, whether employed in 
cascade or individually, is complicated by the relationship 
between the input si~nal and the resulting response waveform. 
This is given by a non-linear, stochastic integra-differ-
ential equation for which general solutions are difficult 
to obtain. Since phase locked loops are extremely practical 
devices th~t have a variety of applications, they have 
consequently been the subject of a great deal of study. 
The essential components of a phase-locked loop, a 
phase detector (which can be modeled by a multiplier), a 
loop filter, and voltage controlled oscillator (VCO), form 
a communication receiver. This operates as a phase coherent 
tracking device by continuously correcting its local oscil-
lator frequency and phase according to a measurement of the 
error between the frequency and phase of the input signal 
with that of its local oscillator. A block diagram of a phase-
locked loop along with its mathematical model is shown in 
Fig. 1. The received signal, ei(t), is assumed a sinusoid 
of power A2 watts which may be phase or frequency modulated 
and noise, n(t), which is assumed to be white and Gaussian 
with one sided spectral density N0 watts/Hertz. Thus it may 
be represented by 
e (t) = 12 A sin[w 0 t + 9.(t)] + n(t), i ~ (2.1) 
where 0i(t) represents the phase and could be phase or 
frequency modulation. If the received signal were a pure 
sinusoid with constant frequency w and an initial phase 
e, then 
E>.(t) = (w-w )t + e J. 0 
3 
(2.2) 
The ou~put of the voltage-controlled oscillator is a sinusoid 
whose frequency is controlled by the input voltage, e(t). 
It can be expressed as 
The output of the multiplier, ed(t), is then 
e d ( t) = e :i- ( t) · e 0 ( t) = { 12 A sin [ w 0 t + 0 i ( t) ] + 
n(t)} · {12 K cos[w 0 t + 0 0 (t)J} 
The noise process, n(t), can be represented by 
( 2. 3) 
(2.4) 
(2.5) 
where n 1 (t) and n 2 (t) are white Gaussian processes of one-
sided spectral density N0 watts/Hertz. The voltage, e(t), 
in operational form is 
E (S) = Ed(S)·F(S), (2.6) 
where F(S) is the loop filter's transfer function. 
Solving for E(S) and taking the inverse transform, e(t) is 
found to be 
ei(t) Phase ed(t) Loop 
~ .. 
... Detector ... Filter 
~~ 
e 0 (t) 
e(t) 
vco -
(a) Block diagram of a phase-locked loop 
N I ( s) 
0 · CS) J.. 
Laplace of [Asin~(t)] 
(b) Nonlinear model for a phase-locked loop 
Fig. 1 Phase-locked loop models 
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+ high frequency terms, (2.7) 
where 
(2.8) 
and f(t) is the impulse response of the loop filter, F(S). 
The loop low-pass filter and the VCO effectively discards 
the higher-frequency terms. The filter operates on 
{ AK sin[ei(t) - 9 0 (t)] + K n~(t)} to produce the voltage 
e(t). The instantaneous frequency of the VCO output is related 
to its input by 
= K e(t), vco (2.9) 
so that when e(t) = O, the oscillator frequency is w0 • The 
constant Kvco is the VCO gain in radians per second per volt. 
The block diagram in Fig. l(a) can be redrawn to em-
phasize loop operation in terms of phase error, ~(t). Which 
is 
~<t> = e.<t> - e 0 Ct) (2.10) 
1 
and which is driven toward zero by loop action. This is the 
mathematical model shown in operational notation in Fig. l(b). 
The sinusoidal nonlinearity gives rise to the fundamental 
difficulties in describing the action of the loop. 
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In the absence of noise the model of Fig. l(b) has been 
known since the early 1950's and was first studied by Gruen [5]. 
The phase-locked loop has been analyzed in the absence of noise 
for a number of filter-transfer functions and for received 
sinusoids with linearly time-varyin~ frequency [l]. Jaffe 
and Rechtin [6] were the first to treat the case where ad-
ditive noise is present. This was accomplished by replacinF 
the sinusoidal nonlinearity of Fig. l(b) by a linear ampli-
fier of gain A, which is valid only so long as ~ is small. 
The model of Fig. l(b) first appeared in a paper by Develet 
[8] where he approximates loop operation by both replacing 
the sinusoidal nonlinearity by a linear amplifier whose gain 
is the expected gain of the device and assuming that the input 
signal is approximately Gaussian. Develet's approach was 
an approximation using Booton's quasi-linearization technique. 
Van Trees [12] replaces the sinusoidal nonlinearity by a 
series expansion and a series of functional equations are 
solved by the Volterra functional calculus. Viterbi [l, 11] 
using the Fokker-Planck diffusion equation obtains an exact 
expression for the stationary probability density for a 
first order loop and an approximate expression for the second 
order loop. Weber and Stein [4] obtain an approximate ex-
pression for the steady-state joint probability density 
function of the phase errors of two phase-locked loops in 
cascade using Fokker-Planck techniques. In the absence of 
noise, Tranter [3] analyzes two phase-locked loops in 
cascade using the techniques developed by Jaffe and Rechtin. 
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Tranter's work was unique in that he considered the input 
voltage to the VCO of the second loop to be the sum of the 
input voltage to the VCO of the first loop operated on by a 
transfer function (feed-forward function) plus the voltage 
at the output of the loop filter of the second loop. 
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III. NATURE OF DEVICE 
Phase coherent harmonics and subharmonics of an input 
carrier or tone are easily generated by using phase-locked 
loops in cascade with the output of the voltage controlled 
oscillator (VCO) of the first loop being a rectangular 
pulse train of frequency w0 • The input, ei(t), to the 
first phase-locked loop is assumed to be the sum of the 
carrier or tone, ·e (t), plus additive noise, n(t). Further, p 
the carrier or tone is assumed to be 
ep(t) = 12 A cos (mw 0 t + m0), (3.1) 
where A is the rms value of e (t), m is an integer, and p 
0 is some arbitrary phase. The first loop will respond 
only to the mth harmonic generated by its VCO while each 
of the other loops respond only to the harmonic to which it 
is tuned. Note that the total number of phase-locked loops 
required is one plus the n~mber of harmonics and subharmonics 
required. 
Since any particular harmonic or subharmonic to be 
generated is to be kept arbitrary, the analysis of the de-
vice can be reduced to an analysis of two phase-locked 
loops in cascade. The first loop is used to track the input 
carrier and a second loop is used to track a particular 
harmonic generated by the VCO of the first loop. 
A block diagram of two phase-locked loops in cascade 
is shown in Fig. 2, where the input signal, e.(t), 
~ 
is the 




ed 1 (t) Loop 





















Fig. 2 Block diagram of two phase-locked loops 
in cascade 
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The output, e 0 (t), of the VCO of the first loop is ~iven 
by 




( 3. 3) 
h K . th l"t d f th th h . . h w ere n ~s e rms amp ~ u e o e n-- armon~c, w0 ~s t e 
frequency of the pulse train, and 0 0 is the reference phase 
of the fundamental. Since the first loop will respond only 
to the mth harmonic and the second loop only to the nth 
harmonic, the feedback voltage to the first loop can be 
expressed as 
( 3. 4) 
and the input to the second loop as 
(3.5) 
where m is a particular value of n. The output, en 0 (t), of 
the VCO of the second loop is a sinusoid of frequency nw 0 
and can be expressed by 
eno (t) = 12 KH cos(nw 0 + n'l'), (3.6) 
where 'l' is some phase. The voltages e 1 (t) and e (t) are the 2 
input voltages to the VCO of the first loop and the VCO of 






with K1 and K2 being the VCO gain constants for the first loop 
and second loop, respectfully. Note that two band-pass filters 
(center frequency at mw 0 for filter in first loop and nw 0 
for filter at the input to the second loop) have been added to 
indicate that a particular loop will respond only to a par-
ticular harmonic, and in actual practice the filters would 
not be required. Therefore, the output, ed 1 (t), of the phase 
detector of the first loop is 
(3.9) 
and the output, ed 2 (t), of the phase detector of the second 
loop is 
(3.10) 
The two loops can be separated and following the pro-
cedure outlined in Chapter II, the mathematical model for each 
loop is obtained. The mathematical models are then combined 
to give the mathematical model for the device. The result 
is illustrated in Fig. 3, where ~ 1 and ~ 2 represent the phase 
error of the first loop and second loop respectively. 
When the phase error of a phase-locked loop is near 
zero, the loop is said to be in lock. If lock is to occur for 
N' (S) 
m0(S) <l>t (S) 
A sin 
me 0 (S) 
~----------------~ Kl/S 
m0 0 (S) 
n'Y(S) 




the device shown in Fig. 3, then the term mG(S) multiplied 
by n/m must equal n~(S). Therefore, the term, ~(S), used to 
describe overall system performance is defined by 
~(S) = n0(S) - n~(S), (3.11) 
and is given the name total phase error. From Fig. 3, the 
phase error of the first loop is 
and that of the second is 
(3.13) 
Therefore, total phase error, express~ as a function of ~ 1 
and ~ 2 , is 
(3.14) 
From (2.14), it is seen that if the phase error of the 
second loop were always zero, then, the total phase error is 
merely a constant times the phase error of the first loop. The 
phase error of the second loop may be adjusted with a feed-
forward function which was proposed by Tranter [3]. The feed-
forward function is shown added to the circuit in Fig. 4, and 
the mathematical model for the device is shown in Fig. 5, where 
G(S) represents the function. 
ei ('t) Phase 
--------1:-~ Detector 





























t.. e 2 (t) 
Block diagram of two phase-locked loops in 





N' ( S) 
n'l'(S) 
<I>S 
Mathematical model for the block diagram shown 
in Fig. 4. 
IV. THEORETICAL ANALYSIS OF CASCADED 
PHASE-LOCKED LOOPS WITH FEED-FORWARD 
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A. Theoretical Analysis to Show that Phase Error of Second 
Loop is Zero for "Matched" Feed-Forward 
The term matched, as used in this thesis, will refer to 
that feed-forward function which makes the phase error of 





~ (0) = o, (4.2) 
2 
which implies that the device is in lock at t = 0. Note that 
~ (0) is zero because of a time delay in the first loop. 
2 
The following analysis used to derive the matched feed-
forward is based on the mathematical model shown in Fig. 5, 
where the symbol [ denotes the Laplace operator. 
The control voltage to the VCO of the first loop is given by 
Then, m0 0 (S) written in terms of E 1 (S) is 
me,<s> = E,<s>·(~·)· 
(4.3) 
(4.4) 




and n~(S) written ~n terms of E 2 (S) as 
(4.6) 
Using (4.3), (4.4), (4.5), and (4.6), n~(S) can be expressed 
as 
K2 G ( S) [ { l J r1 ] S [. A sincf>l (t) f + N' (S) . LKmF 1 (S) . (4. 7) 
From 4.4 
[.{A sin~ 1 (t) }= Sm~o(S)- N'(S)KIKmF 1 (S) 
K1~Fl(S) 
Inserting (4.8) into (4.7) yields 
Sn~(S) = [. { Kn sin~ 2 (t)} K'K2F2(S)+ ~~ SG(S)m~ 0 (S). 
From (3.13) 
S~2(S) = S ~ 0 (S) - S ~(S) = S 0 (S) [1- K2m G(S) J n , n n ° · K1n 
[ {Kn sin~ 2 (t)} · K'K 2F2 (S). 





In the study of phase-locked loops there are two loop filters 
most commonly used. These are F 2 (S) = 1 and F 2 (S) = 1 + b/S, 
where b is a constant. For F 2 (S) = 1 
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(4.12) 
and the only solution with ~ 2 (0) = 0 is 
(4.13) 
for all time. Additionally for F 2 (S) = 1 + b/S (4.11) becomes 
S 2 ~ 2 (S) + .s l{KnK'K2 sin~ 2 Ct>} + 
L { KnK' K2 b sin~ 2 ( t) } = 0, 
• 
(4.14) 
and, once again, the only solution for ~ 2 (0) = ~ 2 (0) = 0 is 
K1 n (4.13). Therefore, ~ 2 (t) = 0 when G(S) = K2 m and F 2 (S) is 
either 1 or (1 + b/S). 
B. Linear Analysis of the Device in the Absence of Noise, 
when Both Loops are First Order 
When ~(t) is at all times small compared with one radian, 
the device is near lock and the sinusoidal nonlinearities 
of Fig. 5 may be disregarded. Neglecting noise, the closed-
loop transfer function is obtained using linear servo theory 
and, for this case, is 
H(S) n'I'(S) = me ( S) • (4.15) 
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Therefore, from (4.15) and (3.11), total phase error, ex-
pressed in terms of H(S), is given by 
<I> < s ) = me ( s ) [ ~ - H < s ) J (4.17) 
The analysis is primarily concerned with the case where 
both loops are first order, that is F 1 (S) = F 2 (S) = 1. The 
input to the device for this section is considered to be a 
step in frequency occurring at t = 0, therefore me(S) is 
given by the transform of 
me (t) = m(w-wo ')t + me. J (4.18) 
where m is a constant, ej is some initial phase angle, m(w-w 0 ) 
is the value of the step, and t_is time. Using the final-value 
theorem f'or Laplace transforms,. the steady-state value for 
<l>(t) is given by 
lim <I> (t) = lim [s.<l> ( s)] 
t+oo S+O 
For the given choice of F 1 (S) and F 2 (S), 
ci;>(S) = sme<s> [ ~s + 
Therefore, 
<I> lim 2 
ss = S+O S m 
~.AKmK 1 + ~KmKtK2 - AKmK 2 G(S)J 
(S + A~K 1 )(S + KnK'K 2 ) • 
e· +~ 
s 
~S + ~(AKmK 1 + KnK'K 2 ) 







Note that if 
(4.23) 
then ~ss is equal to zero. From (4.21), 
lim G(S) _ nK 1 
S-+0 - iiiK2 + nKnK' mAKffi (4.24) 
It is interesting to note that so long as the initial frequency 
offset is small, the steady-state value for the total phase 
error can be made zero if the feed-forward function obeys (4.24). 
This shows that two first order phase-locked loops in cascade 
with feed-forward perform as a single second order loop 
when the preceding conditions are met. 
The steady-state value of ~(t) for the particular feed-
forward function derived in section A of this chapter is 
[~(AK K1 + KnK'K 2 ) - AK K2 nKK 1 ] <1> = ( w-w ) :;m:...___:m:.::.:.... ___ .:...:,_ _____ m __ ..;;;;m~2 
ss a A K K K K'K ' 





The steady-state value of total phase error given in 
(4.26) differs from the steady-state phase error for a single 
first order phase-locked loop only by n/m. The value of the 
21 
steady-state phase error for the first loop shown in Fig. 5 
is 
which says that 
~ss = n ~ ~lSS m 
(4.27) 
(4.28) 
Equation (4.28) agrees with (3.14) which says that the total 
phase error is n/m multiplied by the phase error of the first 
loop since the phase error of the second loop is always zero 
for the matched feed-forward function. 
C. Linear Analysis of the Device in the Presence of Noise, 
when Both Loops are First Order 
In order to justify the use of the linear approximations 
under noisy input conditions, it must be assumed that both 
the propagation of signal and that of random noise through 
the device are independent. This assumes that the Super-
position principle holds for linear systems. Signal and 
noise will then be additive if the linear approximations are 
valid. Therefore, the opera~ion of the device can be ex-
amined when only noise is applied to the input of the linear 
model. 
Since for this section only noise is considered to be 
present at the input, the term m0(S) equals zero and from 
(3.11), ~(S) is- n~(S). The function, ~(S), depends only 
on N'(S). where N'(S) enters the model for the device after 
the sinusoidal nonlinearity of the first loop (Fig. 5). 
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It can be shown, using linear servo theory, that 
n~(S) = l H{S)·N'(S), (4.29) 
A 
where H(S) is the closed-loop transfer function. Therefore, 
the power spectral density of ~(t) is 
s<l> (w) = SnurCw) = 1 IH(jw)I 2 ·S (w), 
z Az . n (4.30) 
where S = jw, and Sn(w) is power spectral density of the noise 
which is considered to be zero mean and white with one-sided 
power spectral density N0 • Then, Sn(w) = N0 /2 and 
N 
s<l> Cw) = _JL_IHCjw) 12 
2A 2 
The variance of the total phase error due to noise is 
CIO 
=~ 
2A,2 I I H(jwJI'~:· = 
-oo 
00 11 H ( j w) I 2 dw 2'IT 
0 
The equivalent noise bandwidth is defined as 







because an ideal low-pass filter with bandwidth BL Hertz will 
have the same value of noise power at its output as the variance 
of <l>(t) when the input is a white process of one-sided power 
spectral density of N0 /A 2 watts/Hertz. 
The noise bandwidth was computed for the case where 
F 1 (S) = F 2 (S) = land the feed-forward function restricted to 
· h lim ~nsure t at S+O = G(S) = G, a constant, and was found to be 
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(4.34) 
The value, when the feed-forward function is the matched 
feed-forward function, is 
(4.35) 
It is well known that the loop-noise bandwidth for the 
first loop alone is 
(4.36) 
Then, for the case of the matched feed-forward function, the 
noise bandwidth is 
(4.37) 
Note that in (4.34) and (4.35) that the noise bandwidth 
is a function of (~) 2 and the smaller the ratio of the 
desired frequency to the carrier frequency the smaller the 
device noise bandwidth. Therefore, if the linear model is 
valid, the performance of the device in the presence of noise 
may be improved by making m large and n small. Thus, the 
device should be used to translate down in frequency and not 
vice versa. 
24 
V. A PRACTICAL SYSTEM 
A. Choosing Design Parameters 
The analysis involved in the preceding Chapter was for 
the most part restricted to loops which were first order. 
For good lock-in and noise performance, both loops should 
be second order, (i.e. F 1 (S) = 1 +a/Sand F 2 (S) = 1 + b/S). 
However, this yields a fourth order system which is difficult 
to analyze and optimize. 
As in all engineering work, the basic problem reduces 
to that of picking optimum parameters with respect to some 
criterion. The criterion usually chosen for phase-locked 
loops, which are in lock, is minimum mean square phase error. 
Using Fig. 5 and assuming the linear model, the equations 
for the phase error of the first and second loops respect-
fully are easily computed as 
+ Noise terms (5.1) 
and 
S 2 ~ (S) + SK K'K ~ (S) + bKnK'K ~ (S) = S2 n0 0 (S) -2 n 2 2 2 2 
(5.2) 




where the subscripts 1 'and 2 devote values pertaining to the 
first and second loops respectfully. It is well known [1] that 
the value of z; which yields minimum mean square phase error for 
the above system is (<;) Therefore, in a practical system, 
the design engineer would want to choose 1;1 and 1;2 = 0.707. 
However, the value chosen for 1; 1 and 1; 2 may not optimize 
overall system performance, because ~ 1 and ~ 2 have not been 
proved statistically independent. The value of 1; 1 and 1; 2 = 0.707 
does however yield optimum performance for each individual 
loop, and since it was impossible for the author to obtain 
the correlation coefficient for ~ 1 and ~ 2 , the above value for 
1; 1 and 1; 2 is chosen. This value will at least yield good per-
formance, if not optimum. Further, since the second loop is 
operating at a frequency of n/m times the frequency of the 
first loop, it follows that the resonant frequency of the 
second loop be n/m times the resonant frequency of the first 
loop (i.e., w = ~. w. ). 
n 2 m n 1 
Using the values 1; 1 and 1; 2 = 0.707 and w n2 
n 
= - wn , the m 1 
following relationships between the parameters of the first 
and second loops ar~ easily obtained as: 
and 
AKmK 1 = 2a, 
K K K' = 2b, 2 n 
n 





The engineer can design the entire system from a knowledge of 
the first loop's parameters and the type of feed-forward 
function desired. 
It should be noted that if the feed-forward function is 
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chosen to be matched, then the phase error of the second loop is 
always zero and ~ 1 and ~ 2 are necessarily orthogonal. Thus, 
a ~ 1 = ~ ~= 0.707 yields an optimum system when the feed-forward 2 
function is matched. 
B. Time Required to Achieve Phase Lock 
With the in-lock performance of the system determined, the 
most important analysis becomes the determination of the time 
required for the system to achieve phase lock and the effect 
of a deviation of the feed-forward function from the matched 
feed-forward function. With the system out of lock and the 
feed-forward different from the matched value, the system 
differential equation is fourth order and nonlinear. Thus, 
computer simulation was chosen as the tool for analysis. 
The time required for the cascaded combination with feed-
forward to achieve phase lock is a function of the value of 
the initial frequency offset, the magnitude of the gain terms 
in each individual loop, and the frequency ratio n/m. Con-
sequently, it is difficult to generalize concerning the time 
required for the device to reach lock, but for the case of the 
matched feed-forward, the time required for the device to achieve 
phase lock·· is the same as the time required for first loop to 
achieve lock. This is so because 
<l>(t) = n ~ (t) 
m 1 
for a matched feed-forward function. 
27 
( 5. 9) 
The matched feed-forward function as derived in Chapter 
III is 
Feed Forward 
By defining an arbitrary feed-forward function as 
nK 1 Feed Forward = S 
(5.10) 
(5.11) 
the effect on the time to achieve phase lock by a deviation 
of the feed-forward from the matched case can then be analyzed. 
Thus, if 8=1, then the feed-forward is matched. Using the 
arbitrary feed-forward function, the relationships given by 
(5.5), (5.6), (5.7), and (5.8), and defining the ratio of 
the initial frequency offset to A~K 1 to be C, the time to 
achieve phase lock can be expressed as a function of 8, C, 
and n/m. 
The results of the computer simulation are shown in 
Figs. 6 thru 11, where time-to-lock is plotted against 6 
for various values of C and n/m. The simulation was accomplished 
using the IBM System/360 Continuous System Modeling Program, 
which is discussed in the appendix. 
It can be noted from these curves that minimum time-to-
lock occurs for 8=1 for all cases considered. Additionally, 
minimum time-to-lock is very sensitive to B in the region 
of 8=1. In many cases an error of only 10% in the value of 
8 can more than double the required time-to-lock. In 
conclusion, a feed-forward function which is matched 
yields the minimum time-to-lock and the implementation 
of the feed-forward function should be very stable. 
It should be noted that the following curves have 
not been normalized; consequently, time-to-lock depends 
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on the particular numbers chosen for the various parameters 
in the loops. The numerical values for the parameters 

























-0.5 0.0 0.5 1.0 1.5 2.0 2.5 
a 
Fig. 6 Time-to-Lock vs a when c = 1/2 
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Fig. 10 Time-to-Lock VS a when c = 1 and 
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VI. RECOMMENDATION FOR FURTHER WORK 
This thesis proposes a system which uses phase-locked 
loops in cascade. It is shown that when the feed-forward 
function is matched that minimum time-to-lock results. 
Additionally, if it where proved that the same feed-forward 
which yields minimum time to lock also yields minimum mean 
square phase error, then a system is obtained that is 
optimum in both lock and out-of-lock. 
This would probably involve obtaining the cross-
correlation function for ~ 1 and ~ 2 , R~ 1 ~ 2 (T), and the auto-
correlation function for ~ 2 , R~ ~ (T). These functions would 2 2 . 
be desirable, since to minimize mean-square phase error for 
the system the expression 
- 2 
<1>2= ~ -;r;r + 2 n ~1~2 + ~2 
m 1 m 2 
( 6 .1) 
should be a minimum, where the bar above the variables denote 
the expection operator. Equation (6.1) can be written in 
terms of R~ 1 ~ 2 (T) and R~ 2 ~ 2 (T) as 
' (6.2) 
The matched feed-forward yeilds a value of mean-square 
phase error for the system to be 
2 n2-
• = 2 mr <~> 1 (6.3) 
Therefore, to prove that the matched feed-forward yields 
minimum mean square phase error for the sys~em, it would be 
necessary to prove the expression 
In Chapter IV, using the linear model, a feed-forward 
36 
(6.4) 
function was derived which made two first order phase-locked 
loops in cascade perfor~ as a single, second order phase-
locked loop. While this particular feed-forward function 
provided nothing spectacular, it does not preclude the 
possibility that some other feed-forward function could 
provide a better system for some design criteria. 
It should be pointed out that the above problems are 
not trivial in nature and in the author's estimation would 
be worthy topics for study. 
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VII. SUMMARY AND CONCLUSIONS 
In many practical communication systems, it is necessary 
to generate phase coherent subharmonics of an input carrier 
or tone. For example, AM-baseband communications systems 
often have harmonically related subcarriers. This allows 
all necessary demodulation subcarriers to be derived from 
a single tone and results in excellent bandwidth utilization. 
Another application is found in multichannel digital systems 
having harmonically related bit rates. Thus, a simple 
system to accomplish these tasks has widespread application. 
Phase coherent subharmonics of an input tone or 
carrier are easily generated by using phase-locked loops in 
cascade. For example, suppose the input frequency is to be 
n/m times the input frequency. The voltage controlled 
oscillator of the first loop can then be a pulse train of 
th frequency mw 0 and the phase-locked loop tracks the m--
harmonic of this voltage controlled oscillator. This yields 
an output frequency n/m times the input frequency. 
In general when the system is out of lock, the system 
differential equation is nonlinear and second order when 
both loops are first order, and is nonlinear and fourth 
order when both loops are second order. It was shown that 
when the feed-forward function is matched, that the phase 
error of the second loop is always zero for both first and 
second order loops. Therefore, it is possible to divide 
the order of the system by two when the matched feed-forward 
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is used. Using the linear approximations and considering 
both loops to be first order, the closed-loop transfer 
function was computed, an expression for the steady-state 
value of total phase error was derived, and the system 
noise bandwidth was computed. 
Finally, relationships are provided by which the design 
engineer may construct a practical system from a knowledge 
of the first loop's parameters and the type of feed-
forward desired. Further, it is shown that if a matched 
feed-forward function is used then minimum time to achieve 
phase lock is obtained. 
From the work done in this thesis it is seen that for 
the case of the matched feed-forward, the analysis of the system 
reduces basically to an analysis of a single phase-locked 
loop, and the techniques developed by the many authors of 
papers on phase-locked loops may be used to analyze the 
system proposed in this thesis. But, for any case where 
the feed-forward function is not matched the analysis would 
most likely involve analog or digital simulation. 
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APPENDIX 
A. A Program to Obtain the Data Necessary for the Plots 
of Time-To-Lock ~ S. 
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The program presented in the appendix is not intended 
to be a complete description but is, rather, a worked example 
showing how the features of the IBM/360 Continuous System 
Modeling Program may be used to simulate the proposed 
system. 
To make the worked program convey as much information 
as possible, the model of the proposed system shown in 
Fig. 5 is redrawn in Fig. 12 in a form advantageous for 
simulation. 
The following program is a simulation where the input 
is considered to be a step in frequency, of value R, 
occurring at t = 0. Both loops are second order and the 
feed-forward function is restricted to being a gain term 
only. The numerical values for the constants in this 
example are: 6=(0.5, 1.0, 1.5), R=lOO, A=lOO, Km=l.O, 
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Note that the program is allowed to run long enough for 
the system to reach steady-state. Time required to achieve 
phase lock may then be defined as the time required for the 
absolute value of the phase error to always be less than 
10-~, which is an arbitrary value chosen for this thesis. 
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